

Breakdown Ruggedness of Quasi-Vertical GaN-Based p-i-n Diodes on Si Substrates

Xinbo Zou, *Member, IEEE*, Xu Zhang, *Student Member, IEEE*, Xing Lu, Chak Wah Tang, and Kei May Lau, *Fellow, IEEE*

Abstract—This letter reports the breakdown ruggedness of GaN-based quasi-vertical p-i-n diodes on Si for the first time. With a 2- μm -thick drift layer, the 0.08-mm² devices can sustain a surge current up to 0.73 A, and maximum sink in energy of 3 mJ using an unclamped inductive switching test setup. No parametric drift nor device degradation was found after repetitive avalanche test consisting of multiple 50 000 breakdown events with a frequency of 1 kHz. At elevated temperatures, the breakdown voltage exhibits little temperature dependence, which could be explained by a trap-assisted space-charge-limited current conduction mechanism. With good ruggedness quality under repetitive test and at elevated temperatures, the quasi-vertical GaN p-i-n diodes on Si show great potential in achieving cost-effective rectifiers for high-voltage applications.

Index Terms—GaN-on-Si, p-i-n diodes, rectifiers, breakdown ruggedness.

I. INTRODUCTION

THE outstanding material properties of III-nitride semiconductors such as wide bandgap, large critical electrical field, and good thermal dissipation capability have spurred extensive research efforts in developing GaN-based optoelectronic and electronic devices for lighting, high frequency and high power applications [1]–[3]. With the continuous progress in GaN material epitaxial growth, GaN-on-Si epilayers have been investigated extensively for various devices due to their low cost, large size availability, and integration potential with Si-based circuits [4], [5]. Light-emitting diodes (LEDs) [6]–[8], Schottky barrier diodes (SBD) [9], and high electron mobility transistors (HEMTs) [10], [11] have been demonstrated using GaN-on-Si epilayers.

With the success of GaN-on-Si, there have been research efforts in developing p-i-n diodes using GaN-on-Si

epilayers [9], [12]–[14]. Diode characteristics and device technologies have been reported for achieving inexpensive GaN-on-Si vertical diodes. For some applications, such as power supply, rectification, and transient voltage suppression, it is important and critical to know the diodes' breakdown ruggedness. Avalanche breakdown capability has been reported recently for GaN-on-GaN vertical diodes [15], [16]. The breakdown ruggedness and reliability performance for GaN p-i-n diodes on mismatched Si substrates remain unexplored and it is essential and valuable information for future device development.

In this letter, we demonstrate, for the first time, the breakdown ruggedness of quasi-vertical GaN-based p-i-n diodes on original growth Si (111) substrate using an unclamped inductive switching (UIS) test setup. With a 2- μm -thick drift layer, the diodes can sustain surge currents up to 0.73 A, reverse voltages of 507 V, and maximum sink in energy of 3 mJ. The devices also demonstrated good ruggedness quality in repetitive test and at elevated temperatures, indicating the great potential of GaN p-i-n diodes on Si for high voltage applications.

II. DEVICE STRUCTURE AND MEASUREMENT SET-UP

Fig. 1 (a) shows a schematic of a quasi-vertical p-i-n diode grown on a Si (111) substrate. The p-i-n structure on Si started from a 1.2- μm thick graded AlGaN buffer, and followed by an 800-nm thick Si-doped n-GaN layer ($\sim n = 2 \times 10^{18} \text{ cm}^{-3}$), a 2- μm thick undoped i-GaN layer (carrier concentration at the order of 10^{16} cm^{-3}), and a 500-nm thick Mg-doped p-type GaN ($\sim p = 2 \times 10^{17} \text{ cm}^{-3}$). The device fabrication process began with mesa etching to expose the n-GaN using dry etching. A 5 nm/5 nm Ni/Au stack was deposited and annealed to form ohmic contacts to the p-GaN. Subsequently, a SiO₂ layer was deposited by plasma enhanced chemical vapor deposition (PECVD) for device sidewall passivation and the quasi-vertical device was finished by depositing Cr/Al-based metal as electrodes.

To test the breakdown ruggedness of the diodes, an UIS test setup [16]–[18] was employed as shown in Fig. 2. One SiC metal-oxide-semiconductor transistor with a breakdown voltage of 1700 V was first turned on to allow the inductor current build up linearly. After the current reached the pre-configured value, the SiC transistor was turned off. The current was then forced into the reverse direction of the diode under test (DUT). By controlling the SiC transistor gate through an external pulse generator, single pulse test or repetitive pulse test can be performed to drive the diode into breakdown once-only or consecutively. The temperature

Manuscript received July 8, 2016; accepted July 24, 2016. Date of publication July 27, 2016; date of current version August 23, 2016. This work was supported in part by the Research Grants Council through the Theme-based Research Scheme, Hong Kong Special Administrative Region Government, under Grant T23-612/12-R and in part by the National Natural Science Foundation of China under Grant 51507131. The review of this letter was arranged by Editor T. Egawa. (Xinbo Zou and Xu Zhang contributed equally to this work.)

X. Zou and K. M. Lau are with the Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, and also with the HKUST Jockey Club Institute for Advanced Study, Hong Kong University of Science and Technology, Hong Kong (e-mail: eekmlau@ust.hk).

X. Zhang and C.W. Tang are with the Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong.

X. Zhang is now with the Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong. He is now with the State Key Laboratory of Electrical Insulation and Power Equipment, School of Electrical Engineering, Xi'an Jiaotong University, Xi'an 710049, China.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2016.2594821




Fig. 1. (a) Schematic cross section of quasi-vertical p-i-n diodes on original Si (111) growth substrates; (b,c) Forward I-V characteristics in linear and semi-log scale; (d) Reverse I-V characteristics.

dependent measurements were conducted by attaching the devices on a hot surface with temperature monitored by a thermometer.

III. RESULTS AND DISCUSSION

Fig. 1 (b, c) shows the forward I-V characteristics of a 0.08 mm^2 GaN quasi-vertical p-i-n diode. A turn-on voltage of 3.4 V can be extracted at 1 A/cm^2 and an ideality factor of 3.3 was obtained. The differential on-resistance $R_{on,diff}$ was calculated to be $15.2 \text{ m}\Omega \cdot \text{cm}^2$ after turn-on. The reverse characteristic is plotted in Fig. 1 (d). With SiO_2 sidewall passivation, the leakage current density at 200 V was measured to be $(4 \pm 1) \times 10^{-3} \text{ A/cm}^2$, which is comparable with p-i-n diodes on foreign substrates reported elsewhere [9], [14], [19], [20]. Reverse breakdown of the diode was observed at 420 V bias, leading to a Baliga figure of merit (FOM) of 11.60 MW/cm^2 . The reverse current increased rapidly when the bias approached breakdown voltage near 420 V but the diode showed good robustness without destruction when the bias moved beyond and back near the breakdown voltage even under DC bias.

Using the circuit in Fig.2 and a 5 mH load inductor (L), a captured waveform for the 0.08 mm^2 diode in the single pulse breakdown condition is shown in Fig. 3. The diode could sustain a single peak surge current I_{RM} as high as 730 mA. The reverse voltage of the diode at the peak current was measured to be 507 V. Given that the reverse bias was mainly sustained by the 2 μm -thick i-GaN drift layer in the structure, the average electrical field that was exerted on the GaN was calculated to be 2.5 MV/cm, which was comparable to the reported highest value (2.9 MV/cm) for GaN devices on Si substrates [9]. Table I summarizes representative pulse parameters that the device can sustain using three different inductors. With a larger inductor, the diode breakdown period could be extended to push up the total energy absorbed by the diode. Under a 40 mH load inductor, when a surge current of 400 mA was introduced, a breakdown period of 30 μs was achieved, leading to an absorbed energy as high as 3.0 mJ for the GaN diode on Si without destruction.




Fig. 2. Breakdown ruggedness test circuit. D_{S1} and D_{S2} are two Schottky diodes. M_1 is SiC metal-oxide-semiconductor transistor as a switch.




Fig. 3. Waveform captured from the oscilloscope screen using a 5 mH inductor.

TABLE I
SUMMARY OF THE REPRESENTATIVE PULSE PARAMETERS THAT THE DEVICE CAN SUSTAIN USING THREE DIFFERENT INDUCTORS

Inductor used	Peak Current	Peak Voltage	Duration	Sink in Energy
5 mH	730 mA	507 V	5 μs	1.1 mJ
9 mH	680 mA	505 V	12 μs	2.0 mJ
40 mH	400 mA	492 V	30 μs	3.0 mJ

The device was further tested in a three-step stress setup with each step consisting of 50,000 times breakdown with a switching frequency of 1k-Hz at a certain stressing current. In the stepwise stress test, the stressing current peak was initially set as 145 mA (Step 1: 20% of I_{RM}), then increased to 295 mA (Step 2: 40 % of I_{RM}), and 410 mA (Step 3: 56% of I_{RM}). There was a minimum of 5 minutes between each step test. The forward and reverse I-V characteristics of the diodes before and after the test were plotted in Fig. 4. No parametric drift nor device degradation was found for the diodes after the step-stress test, which indicated good ruggedness quality of the p-i-n diodes on Si for repetitive usage. Most of the diodes could survive the above three-step test. For those passing the three-step stressing, two extra 50,000 times repetitive test with avalanche current of 410 mA was conducted. The fact that around half of the diodes survived showed good avalanche capability of the p-i-n diodes grown on Si substrates. It was also found that another batch of diodes with similar reverse I-V characteristics but somewhat larger $R_{on,diff}$ ($39.1 \text{ m}\Omega \cdot \text{cm}^2$) exhibited a high failure rate in the repetitive stressing test, even the stressing current was set as a low level of 295 mA. A burn hole could be observed in




Fig. 4. (a) Forward and (b) reverse I-V characteristics of the diodes on Si before and after the three-step stress test.




Fig. 5. (a) Reverse I-V characteristic of the diodes at elevated temperatures under DC bias; (b) Distribution of reverse voltages at 400 mA avalanche current at elevated temperatures using UIS setup.

the Ni/Au stack of the burnt diode, suggesting the destruction was induced by overheating associated with the large contact resistance between the p-metal and p-GaN.

Fig. 5 shows the temperature dependent test results of the quasi-vertical diodes on Si. Fig. 5 (a) shows the reverse I-V characteristics under DC conditions at temperatures from 40 °C to 160 °C. From the graph, the evolution of the reverse current can be divided into two stages. When the reverse voltage was smaller than 300 V, the natural logarithm of the reverse current ($\ln(I)$) was linear to the bias at all temperature steps, indicating the reverse current was limited by variable-range hopping (VRH) [12], [21] which was thought to be related to the dislocations in the GaN-on-Si.

As the reverse bias was increased to over 300 V, trap-assisted space-charge-limited current (SCLC) [9], [13], [22] started to dominate the leakage current. In the 300 - 400V regime, the current density could be modeled by $I \sim V^n$, where n was calculated to be in the range of 6 to 11, suggesting de-ionization of donor traps. As the reverse bias was approaching the breakdown voltage 420 V, the current began to increase at a dramatically faster rate (n could be as large as 40 if using $I \sim V^n$ to fit the curve), indicating generation of more free electrons in the conduction band and on-set of a pure drift process.

Although the reverse current increased slightly with the temperatures at relatively small reverse bias, the diodes showed

TABLE II
BREAKDOWN RUGGEDNESS COMPARISON OF SiC ABD, GaN-ON-GaN VERTICAL p-i-n DIODES, AND GaN-ON-Si QUASI-VERTICAL DIODES

Diode Information	Surge current (Density)	Surge voltage	Electric field	Sink in energy
SiC ABD [18]	104 A (1.16 kA/cm ²)	1110 V	--	--
GaN-on-GaN vertical diodes [16]	10 A (2.8 kA/cm ²)	1100 V	3.3 MV/cm	10 mJ
GaN-on-Si diodes (This work)	0.73 A (0.91 kA/cm ²)	510 V	2.5 MV/cm	3.0 mJ

the same breakdown voltage of 420 V at temperatures from 40 °C to 160 °C at DC conditions. Moreover, under UIS test (using a 5 mH inductor), the diodes also exhibited almost the same reverse voltage of 510 V at 400 mA avalanche current regardless of the measurement temperatures up to 160 °C. This is consistent with the observation in Fig. 3 that during the 5 μ s breakdown period, the device voltage remained nearly steady as the energy was deposited on the device and junction temperature was increased. The temperature-insensitive property was different from what was reported in Ref. [16] that the device voltage exhibited a gradual increase due to heat or increased temperature.

The steady breakdown voltage in our quasi-vertical diode on Si further confirmed trap-assisted SCLC as the conduction mechanism of the diode under large electrical field. As reported by Zhou *et al.* [22], the vertical breakdown voltage of a GaN layer is associated with its acceptor/donor trap numbers with no temperature dependence. The temperature-independent breakdown voltage of our p-i-n diodes guarantees high reliability at elevated temperatures and could facilitate usage of the diode without serious concerns of junction temperatures.

The ruggedness characteristics are also benchmarked with SiC avalanche breakdown diodes (ABD) and GaN-on-GaN vertical diodes, as summarized in Table II. This work presents p-i-n diodes using GaN-on-Si epitaxial layers with reasonably high surge current density and average electrical field. Given the low cost and large size availability of Si growth substrate, the GaN p-i-n diodes on Si show promising potential to realize cost-effective high-voltage rectifiers.

IV. CONCLUSIONS

GaN-based quasi-vertical p-i-n diodes on Si were fabricated and their breakdown ruggedness was characterized using both DC bias and a UIS test setup. With 2- μ m-thick drift layer, the 0.08 mm² devices demonstrated a $R_{on,diff}$ of 15.2 m $\Omega \cdot$ cm² and a breakdown voltage of 420 V under DC bias. Using a UIS set up, the diode can sustain a surge current up to 0.73 A, average electrical field of 2.5 MV/cm, and a maximum sink in energy of 3 mJ in a single pulse avalanche. The diodes could also survive multi 50,000 breakdown cycles with a frequency of 1k-Hz, demonstrating good ruggedness characteristics. The high temperature measurement results showed that the breakdown voltage had little temperature dependence, which could be explained by a trap-assisted SCLC conduction model. With good breakdown ruggedness and reliability at high temperatures, the GaN p-i-n diodes grown on large-scale Si substrates exhibited promising potential for achieving cost-effective high-voltage rectifiers.

REFERENCES

- [1] S. Nakamura and M. R. Krames, "History of gallium-nitride-based light-emitting diodes for illumination," *Proc. IEEE*, vol. 101, no. 1, pp. 2211–2220, Oct. 2013, doi: 10.1109/JPROC.2013.2274929.
- [2] U. K. Mishra, L. Shen, T. E. Kazior, and Y.-F. Wu, "GaN-based RF power devices and amplifiers," *Proc. IEEE*, vol. 96, no. 2, pp. 287–305, Feb. 2008, doi: 10.1109/JPROC.2007.911060.
- [3] B. J. Baliga, "Gallium nitride devices for power electronic applications," *Semicond. Sci. Technol.*, vol. 28, no. 7, p. 074011, 2013, doi: 10.1088/0268-1242/28/7/074011.
- [4] A. Dadgar, "Sixteen years GaN on Si," *Phys. Status Solidi B*, vol. 252, no. 5, pp. 1063–1068, 2015, doi: 10.1002/pssb.201451656.
- [5] D. Zhu, D. J. Wallis, and C. J. Humphreys, "Prospects of III-nitride optoelectronics grown on Si," *Rep. Prog. Phys.*, vol. 76, no. 10, p. 106501, 2013, doi: 10.1088/0034-4885/76/10/106501.
- [6] C. Humphreys, "Low-cost high-efficiency GaN LEDs on 6-inch Si," in *Proc. Solid-State Organic Lighting (SOLED)*, 2012, paper LM1B.1, doi: 10.1364/SOLED.2012.LM1B.1.
- [7] X. Zou, K. M. Wong, X. Zhu, W. C. Chong, J. Ma, and K. M. Lau, "High-performance green and yellow LEDs grown on SiO₂ nanorod patterned GaN/Si templates," *IEEE Electron Device Lett.*, vol. 34, no. 7, pp. 903–905, Jul. 2013, doi: 10.1109/LED.2013.2260126.
- [8] K. M. Lau, K. M. Wong, X. Zou, and P. Chen, "Performance improvement of GaN-based light-emitting diodes grown on patterned Si substrate transferred to copper," *Opt. Exp.*, vol. 19, no. S4, pp. A956–A961, 2011, doi: 10.1364/OE.19.00A956.
- [9] Y. Zhang, M. Sun, D. Piedra, M. Azize, X. Zhang, T. Fujishima, and T. Palacios, "GaN-on-Si vertical Schottky and p-n diodes," *IEEE Electron Device Lett.*, vol. 35, no. 6, pp. 618–620, Jun. 2014, doi: 10.1109/LED.2014.2314637.
- [10] B. De Jaeger, M. Van Hove, D. Wellekens, X. Kang, H. Liang, G. Mannaert, K. Geens, and S. Decoutere, "Au-free CMOS-compatible AlGaIn/GaN HEMT processing on 200 mm Si substrates," in *Proc. 24th Int. Symp. Power Semicond. Devices ICs (ISPSD)*, Jun. 2012, pp. 49–52.
- [11] M. Van Hove, S. Boulay, S. R. Bahl, S. Stoffels, X. Kang, D. Wellekens, K. Geens, A. Delabie, and S. Decoutere, "CMOS process-compatible high-power low-leakage AlGaIn/GaN MISHEMT on silicon," *IEEE Electron Device Lett.*, vol. 33, no. 5, pp. 667–669, May 2012, doi: 10.1109/LED.2012.2188016.
- [12] Y. Zhang, H.-Y. Wong, M. Sun, S. Joglekar, L. Yu, N. A. Braga, R. V. Mickevicius, and T. Palacios, "Design space and origin of off-state leakage in GaN vertical power diodes," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, Dec. 2015, pp. 35.1.1–35.1.4, doi: 10.1109/IEDM.2015.7409830.
- [13] X. Zou, X. Zhang, X. Lu, C. W. Tang, and K. M. Lau, "Fully vertical GaN p-i-n diodes using GaN-on-Si epilayers," *IEEE Electron Device Lett.*, vol. 37, no. 5, pp. 636–639, May 2016, doi: 10.1109/LED.2016.2548488.
- [14] Y. Zhang, M. Sun, H.-Y. Wong, Y. Lin, P. Srivastava, C. Hatem, M. Azize, D. Piedra, L. Yu, T. Sumitomo, N. Almeida de Braga, R. V. Mickevicius, and T. Palacios, "Origin and control of OFF-state leakage current in GaN-on-Si vertical diodes," *IEEE Trans. Electron Devices*, vol. 62, no. 7, pp. 2155–2161, Jul. 2015, doi: 10.1109/TED.2015.2426711.
- [15] I. C. Kizilyalli, A. P. Edwards, H. Nie, D. Disney, and D. Bour, "High voltage vertical GaN p-n diodes with avalanche capability," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3067–3070, Oct. 2013, doi: 10.1109/TED.2013.2266664.
- [16] O. Aktas and I. C. Kizilyalli, "Avalanche capability of vertical GaN p-n junctions on bulk GaN substrates," *IEEE Electron Device Lett.*, vol. 36, no. 9, pp. 890–892, Sep. 2015, doi: 10.1109/LED.2015.2456914.
- [17] X. Huang, G. Wang, L. Jiang, and A. Q. Huang, "Ruggedness analysis of 600V 4H-SiC JBS diodes under repetitive avalanche conditions," in *Proc. 27th Annu. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Feb. 2012, pp. 1688–1691.
- [18] D. Urciuoli, S. Ryu, D. C. Capell, D. Ibitayo, G. Koebke, and C. W. Tipton, "Performance of a 1-kV, silicon carbide avalanche breakdown diode," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4643–4645, Sep. 2015, doi: 10.1109/TPEL.2015.2403199.
- [19] J. B. Limb, D. Yoo, J. H. Ryou, S.-C. Shen, and R. D. Dupuis, "Low on-resistance GaN pin rectifiers grown on 6H-SiC substrates," *Electron. Lett.*, vol. 43, no. 6, pp. 67–68, Mar. 2007, doi: 10.1049/el:20070065.
- [20] T.-T. Kao, J. Kim, Y.-C. Lee, M.-H. Ji, T. Detchprohm, R. D. Dupuis, and S.-C. Shen, "Homojunction GaN p-i-n rectifiers with ultra-low-on-state resistance," in *Proc. CS MANTECH Int. Conf. Compound Semicond. Manuf. Technol.*, 2014, pp. 157–160.
- [21] D. V. Kuskonkov, H. Temkin, A. Osinsky, R. Gaska, and M. A. Khan, "Origin of conductivity and low-frequency noise in reverse-biased GaN p-n junction," *Appl. Phys. Lett.*, vol. 72, no. 11, pp. 1365–1367, 1998. [Online]. Available: <http://dx.doi.org/10.1063/1.121056>
- [22] C. Zhou, Q. Jiang, S. Huang, and K. J. Chen, "Vertical leakage/breakdown mechanisms in AlGaIn/GaN-on-Si devices," *IEEE Electron Device Lett.*, vol. 33, no. 8, pp. 1132–1134, Aug. 2012, doi: 10.1109/LED.2012.2200874.